NDLI: Huffman-based code compression techniques for embedded processors

Content Provider	ACM Digital Library
Author	Henkel, Jörg Bonny, Talal
Copyright Year	2010
Abstract	The size of embedded software is increasing at a rapid pace. It is often challenging and time consuming to fit an amount of required software functionality within a given hardware resource budget. Code compression is a means to alleviate the problem by providing substantial savings in terms of code size. In this article we introduce a novel and efficient hardware-supported compression technique that is based on Huffman Coding. Our technique reduces the size of the generated decoding table, which takes a large portion of the memory. It combines our previous techniques, Instruction Splitting Technique and Instruction Re-encoding Technique into new one called Combined Compression Technique to improve the final compression ratio by taking advantage of both previous techniques. The instruction Splitting Technique is instruction set architecture (ISA)-independent. It splits the instructions into portions of varying size (called patterns) before Huffman coding is applied. This technique improves the final compression ratio by more than 20% compared to other known schemes based on Huffman Coding. The average compression ratios achieved using this technique are 48% and 50% for ARM and MIPS, respectively. The Instruction Re-encoding Technique is ISA-dependent. It investigates the benefits of reencoding unused bits (we call them reencodable bits) in the instruction format for a specific application to improve the compression ratio. Reencoding those bits can reduce the size of decoding tables by up to 40%. Using this technique, we improve the final compression ratios in comparison to the first technique to 46% and 45% for ARM and MIPS, respectively (including all overhead that incurs). The Combined Compression Technique improves the compression ratio to 45% and 42% for ARM and MIPS, respectively. In our compression technique, we have conducted evaluations using a representative set of applications and we have applied each technique to two major embedded processor architectures, namely ARM and MIPS.
Starting Page	1
Ending Page	37
Page Count	37
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1835420.1835424
Volume Number	15
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-07
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded systems Huffman coding Code compression Code density
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Graph-based code selection techniques for embedded processors

Efficient Code Compression for Embedded Processors

Access pattern-based code compression for memory-constrained systems

A text-compression-based method for code size minimization in embedded systems

SAMC: a code compression algorithm for embedded processors

Code density optimization for embedded DSP processors using data compression techniques

A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression

Cluster assignment for high-performance embedded VLIW processors

Optimal register assignment to loops for embedded code generation

Huffman-based code compression techniques for embedded processors

Similar Documents

Graph-based code selection techniques for embedded processors

Efficient Code Compression for Embedded Processors

Access pattern-based code compression for memory-constrained systems

A text-compression-based method for code size minimization in embedded systems

SAMC: a code compression algorithm for embedded processors

Code density optimization for embedded DSP processors using data compression techniques

A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression

Cluster assignment for high-performance embedded VLIW processors

Optimal register assignment to loops for embedded code generation

Huffman-based code compression techniques for embedded processors