NDLI: Provably efficient algorithms for resolving temporal and spatial difference constraint violations

Please wait, while we are loading the content...

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 22

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 21

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 20

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 19

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 18

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 17

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 16

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 15

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 14

Issue 4, August 2009

Issue 3, May 2009

Issue 2, March 2009

Issue 1, January 2009

SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications

CoMPSoC: A template for composable and predictable multi-processor system on chips

System-scenario-based design of dynamic embedded systems

SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects

A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks

An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems

A design automation and power estimation flow for RFID systems

Provably efficient algorithms for resolving temporal and spatial difference constraint violations

Design intent coverage revisited

Model checking sequential software programs via mixed symbolic analysis

Interconnect customization for a hardware fabric

Congestion prediction in early stages of physical design

Energy and switch area optimizations for FPGA global routing architectures

Opposite-phase register switching for peak current minimization

Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2

Lens aberration aware placement for timing yield

A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications

Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 13

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 12

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 11

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 10

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 9

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 8

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 7

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 6

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 5

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 4

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 3

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 2

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 1

Provably efficient algorithms for resolving temporal and spatial difference constraint violations

Content Provider	ACM Digital Library
Author	Dasdan, Ali
Copyright Year	2009
Abstract	A system of difference constraints is a formal model of temporal and spatial constraints in many areas such as scheduling, constraint satisfaction, and layout compaction. During construction of such a system, constraint violations often arise, and they need to be resolved. Previous algorithms for this task fall into two groups: those algorithms that are fast but cannot resolve all violations, and those algorithms that can resolve all violations but are exponentially slow. We propose the first algorithms that are fast as well as able to resolve all violations. Moreover, unlike the previous algorithms, our algorithms support the ordering of violations using their inherent criticality or user-defined priority. We provably and experimentally justify the efficiency and efficacy of our algorithms.
Starting Page	1
Ending Page	24
Page Count	24
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1455229.1455237
Volume Number	14
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-01-23
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Behavioral synthesis Constraint satisfaction Interface timing Layout compaction Multimedia synchronization Rate analysis Real-time systems Scheduling Timing constraints
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient algorithms for debugging timing constraint violations

A strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations

A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems

Strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations

A strongly polynomial-time algorithm for over-constraint resolution [efficient debugging of timing constraint violations] (2002).

Automatic temporal layout mechanisms

Behavioral optimization using the manipulation of timing constraints

Constraint satisfaction for relative location assignment and scheduling

Module Selection in Microarchitectural Synthesis forMultiple Critical Constraint Satisfaction

Provably efficient algorithms for resolving temporal and spatial difference constraint violations

Similar Documents

Efficient algorithms for debugging timing constraint violations

A strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations

A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems

Strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations

A strongly polynomial-time algorithm for over-constraint resolution [efficient debugging of timing constraint violations] (2002).

Automatic temporal layout mechanisms

Behavioral optimization using the manipulation of timing constraints

Constraint satisfaction for relative location assignment and scheduling

Module Selection in Microarchitectural Synthesis forMultiple Critical Constraint Satisfaction

Provably efficient algorithms for resolving temporal and spatial difference constraint violations