NDLI: Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors

Content Provider	ACM Digital Library
Author	Imai, Masaharu Kobayashi, Yuki Catthoor, Francky Jayapala, Murali Raghavan, Praveen
Copyright Year	2007
Abstract	Clustering L0 buffers is effective for energy reduction in the instruction memory hierarchy of embedded VLIW processors. However, the efficiency of the clustering depends on the schedule of the target application. Especially in heterogeneous or data clustered VLIW processors, determining energy efficient scheduling is more constraining. This article proposes a realistic technique supported by a tool flow to explore operation shuffling for improving generation of L0 clusters. The tool flow explores assignment of operations for each cycle and generates various schedules. This approach makes it possible to reduce energy consumption for various processor architectures. However, the computational complexity is large because of the huge exploration space. Therefore, some heuristics are also developed, which reduce the size of the exploration space while the solution quality remains reasonable. Furthermore, we also propose a technique to support VLIW processors with multiple data clusters, which is essential to apply the methodology to real world processors. The experimental results indicate potential gains of up to 27.6% in energy in L0 buffers, through operation shuffling for heterogeneous processor architectures as well as a homogeneous architecture. Furthermore, the proposed heuristics drastically reduce the exploration search space by about 90%, while the results are comparable to full search, with average differences of less than 1%. The experimental results indicate that energy efficiency can be improved in most of the media benchmarks by the proposed methodology, where the average gain is around 10% in comparison with generating clusters without operation shuffling.
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1278349.1278354
Volume Number	12
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-09-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compilers for low energy VLIW processors Loop buffers
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling

Operation Shuffling for Low Energy L0 Cluster Generation on Heterogeneous VLIW Processors

Operation shuffling for low energy L0 cluster generation on heterogeneous VLIW processors

Cluster assignment for high-performance embedded VLIW processors

Compiler optimization on VLIW instruction scheduling for low power

Loop scheduling with timing and switching-activity minimization for VLIW DSP

A retargetable VLIW compiler framework for DSPs with instruction-level parallelism

Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures

Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining

Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors

Similar Documents

Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling

Operation Shuffling for Low Energy L0 Cluster Generation on Heterogeneous VLIW Processors

Operation shuffling for low energy L0 cluster generation on heterogeneous VLIW processors

Cluster assignment for high-performance embedded VLIW processors

Compiler optimization on VLIW instruction scheduling for low power

Loop scheduling with timing and switching-activity minimization for VLIW DSP

A retargetable VLIW compiler framework for DSPs with instruction-level parallelism

Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures

Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining

Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors