NDLI: A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints

Please wait, while we are loading the content...

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 22

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 21

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 20

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 19

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 18

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 17

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 16

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 15

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 14

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 13

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 12

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 11

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 10

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 9

Issue 4, October 2004

Issue 3, July 2004

A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints

Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

Annealing placement by thermodynamic combinatorial optimization

An adaptive cryptographic engine for internet protocol security architectures

Frequent value encoding for low power data buses

Issue 2, April 2004

Issue 1, January 2004

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 8

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 7

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 6

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 5

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 4

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 3

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 2

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 1

A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints

Content Provider	ACM Digital Library
Author	Parhi, Keshab K. Sundararajan, Vijay Sapatnekar, Sachin S.
Copyright Year	2004
Abstract	This article describes a polynomial time algorithm for min-area retiming for edge-triggered circuits to handle $\textit{both}$ setup and hold constraints. Given a circuit $\textit{G}$ and a target clock period $\textit{c},$ our algorithm either outputs a retimed version of $\textit{G}$ satisfying setup and hold constraints or reports that such a solution is not possible, in $O(∣V∣^{3}log∣V∣log(∣V∣C))$ steps, where $∣\textit{V}∣$ corresponds to number of gates in the circuit and $\textit{C}$ is equal to the number of registers in the circuit. This is the first polynomial-time algorithm ever reported for min-area retiming with constraints on both long and short-paths. An alternative problem formulation that takes practical issues into consideration and lowers the problem complexity is also developed. Both the problem formulations have many parallels with the original formulation of long path only retiming by Leiserson and Saxe and all the speed improvements that have been obtained on that problem statement are also demonstrated in simulation for the approach presented here. Finally, a basis is provided for deriving efficient heuristics for addressing both long-path and short-path requirements by combining the techniques of retiming and min-delay padding.
Starting Page	273
Ending Page	289
Page Count	17
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1013948.1013949
Volume Number	9
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Minimum area retiming Application of mincost network flow Longpath circuit constraints Minimum delay padding Shortpath circuit constraints
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Marsh:min-area retiming with setup and hold constraints

Minimum padding to satisfy short path constraints

Min-area retiming on flexible circuit structures

Wire Retiming Problem With Net Topology Optimization

PushPull: Short-Path Padding for Timing Error Resilient Circuits

Simultaneous short-path and long-path timing optimization for FPGAs

Integration of retiming with architectural floorplanning (2000).

Retiming for dsm with area-delay trade-offs and delay constraints (1999).

Retiming Pulsed-Latch Circuits With Regulating Pulse Width

A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints

Similar Documents

Marsh:min-area retiming with setup and hold constraints

Minimum padding to satisfy short path constraints

Min-area retiming on flexible circuit structures

Wire Retiming Problem With Net Topology Optimization

PushPull: Short-Path Padding for Timing Error Resilient Circuits

Simultaneous short-path and long-path timing optimization for FPGAs

Integration of retiming with architectural floorplanning (2000).

Retiming for dsm with area-delay trade-offs and delay constraints (1999).

Retiming Pulsed-Latch Circuits With Regulating Pulse Width

A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints