NDLI: Power optimization of technology-dependent circuits based on symbolic computation of logic implications

Content Provider	ACM Digital Library
Author	Macii, Enrico Lampe, Ernest T. Bahar, R. Iris
Copyright Year	2000
Abstract	This paper presents a novel approach to the problem of optimizing combinational circuits for low power. The method is inspired by the fact that power analysis performed on a technology mapped network gives more realistic estimates than it would at the technology-independent level. After each node's switching activity in the circuit is determined, high-power nodes are eliminated through redundancy addition and removal. To do so, the nodes are sorted according to their switching activity, they are considered one at a time, and learning is used to identify direct and indirect logic implications inside the network. These logic implications are exploited to add gates and connections to the circuit; this may help in eliminating high-power dissipating nodes, thus reducing the total switching activity and power dissipation of the entire circuit. The process is iterative; each iteration starts with a different target node. The end result is a circuit with a decreased switching power. Besides the general optimization algorithm, we propose a new BDD-based method for computing satisfiability and observability implications in a logic network; futhermore, we present heuristic techniques to add and remove redundancy at the technology-dependent level, that is, restructure the logic in selected places without destroying the topology of the mapped circuit. Experimental results show the effectiveness of the proposed technique. On average, power is reduced by 34%, and up to a 64% reduction of power is possible, with a negligible increase in the circuit delay.
Starting Page	267
Ending Page	293
Page Count	27
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/348019.348028
Volume Number	5
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2000-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Aids Automation Design synthesis Logic design
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of skewed logic circuits

Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers

Postlayout optimization for synthesis of Domino circuits

Synthesis and Optimization of Multilevel Logic under Timing Constraints

Sequential synthesis using S1S

Reducing Structural Bias in Technology Mapping

Behavioral synthesis of combinational logic using spectral-based heuristics

Power reduction and power-delay trade-offs using logic transformations

Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits

Power optimization of technology-dependent circuits based on symbolic computation of logic implications

Similar Documents

Synthesis of skewed logic circuits

Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers

Postlayout optimization for synthesis of Domino circuits

Synthesis and Optimization of Multilevel Logic under Timing Constraints

Sequential synthesis using S1S

Reducing Structural Bias in Technology Mapping

Behavioral synthesis of combinational logic using spectral-based heuristics

Power reduction and power-delay trade-offs using logic transformations

Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits

Power optimization of technology-dependent circuits based on symbolic computation of logic implications