NDLI: Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization

Content Provider	ACM Digital Library
Author	Dey, Sujit Bhattacharya, Subhrajit Breglez, Franc
Copyright Year	1998
Abstract	This paper analyzes the effect of resource sharing and assignment on the clock period of the synthesized circuit. The assignment phase assigns or binds operations of the scheduled behavioral description to a set of allocated resources. We focus on control-flow intensive descriptions, characterized by the presence of mutually exclusive paths due to the presence of nested conditional branches and loops.We show that clustering multiple operations in the same state of the schedule, possibly leading to chaining of functional units (FUs) in the RTL circuit, is an effective way to minimize the total number of clock cycles, and hence total execution time. We present an assignment algorithm that is particularly effective for such design styles by minimizing data chaining and hence the clock period of the circuit, thereby leading to further reduction in total execution time.Existing resource sharing and assignment approaches for reducing the clock period of the resulting circuit either increase the resource allocation or use faster modules, both leading to leading to larger area requirements. In this paper we show that even when the type of available resource units and the number of resource units of each type is fixed, different assignments may lead to circuits with significant differences in clock period.We provide a comprehensive analysis of how resource sharing and assignment introduces long paths in the circuit. Based on the analysis, we develop an assignment algorithm that uses a high-level delay estimator to asign operations to a fixed set of available resources so as to minimize the clock period of the resultant circuit, with no or minimal effect on the area of the circuit. Experimental results on several conditional-intensive designs demonstrate the effectiveness of the assignment algorithm.
Starting Page	285
Ending Page	307
Page Count	23
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/290833.290852
Volume Number	3
Issue Number	2
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1998-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Clock period High-level synthesis Resorce sharing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clock Period Optimization During Resource Sharing and Assignment

Clock Period Optimization During Resource Sharing and Assignment (1994)

Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization.

Synthesis of nonzero clock skew circuits

Clock Period Optimization During Resource Sharing and Assignment (1994)

Clock period optimization during resource sharing and assignment (1994)

Effects of Resource Sharing on Circuit Delay: An Assignment Algorithm for Clock Period Optimization (1994)

Constraints-driven scheduling and resource assignment

Minimum-Period Register Binding

Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization

Similar Documents

Clock Period Optimization During Resource Sharing and Assignment

Clock Period Optimization During Resource Sharing and Assignment (1994)

Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization.

Synthesis of nonzero clock skew circuits

Clock Period Optimization During Resource Sharing and Assignment (1994)

Clock period optimization during resource sharing and assignment (1994)

Effects of Resource Sharing on Circuit Delay: An Assignment Algorithm for Clock Period Optimization (1994)

Constraints-driven scheduling and resource assignment

Minimum-Period Register Binding

Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization