NDLI: From VHDL to efficient and first-time-right designs: a formal approach

Content Provider	ACM Digital Library
Author	Rajan, Sreeranga P. Middelhoek, Peter F. A.
Copyright Year	1996
Abstract	In this article we provide a practical transformational approach to the synthesis of correct synchronous digital hardware designs from high-level specifications. We do this while taking into account the complete life cycle of a design from early prototype to full custom implementation. Besides time-to-market, both flexibility with respect to target architecture and efficiency issues are addressed by the methodology. The utilization of user-selected behavior-preserving transformation steps ensures first-time-right design while exploiting the experience, flexibility, and creativity of the designer.To ensure that design transformations are indeed behavior-preserving a novel mechanized approach to the specification and verification of design transformations on control data flow graphs which is independent of a specific behavioral model or graph size has been developed.As a demonstration of an industrial application we use a video processing algorithm needed for the conversion from a line-interlaced to progressively scanned video format. Both a video signal processor-based prototype implementation as well as a very efficient full custom implementation are developed starting from a single high-level behavioral specification of the algorithm in VHDL. Results are compared with those previously obtained using different tools and methodologies.
Starting Page	205
Ending Page	250
Page Count	46
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/233539.233541
Volume Number	1
Issue Number	2
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1996-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	CDFG SFG VHDL Correctness by construction Design methodology Rapid system prototyping Transformational design
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1986)

A transformational approach to VHDL and CDFG based high-level synthesis: a case study

On the fundamental limitations of transformational design

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1986)

Low test application time resource binding for behavioral synthesis

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1995)

A New Algorithm for VHDL Parallel Simulation

About the benefits of intermediate vhdl semantics for correct transformational synthesis.

Radio frequency identification prototyping

From VHDL to efficient and first-time-right designs: a formal approach

Similar Documents

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1986)

A transformational approach to VHDL and CDFG based high-level synthesis: a case study

On the fundamental limitations of transformational design

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1986)

Low test application time resource binding for behavioral synthesis

From VHDL to Efficient and First-Time-Right Designs: A Formal Approach (1995)

A New Algorithm for VHDL Parallel Simulation

About the benefits of intermediate vhdl semantics for correct transformational synthesis.

Radio frequency identification prototyping

From VHDL to efficient and first-time-right designs: a formal approach