NDLI: Current feedback based voltage regulator for non-volatile memories

Please wait, while we are loading the content...

Current feedback based voltage regulator for non-volatile memories

Content Provider	Indraprastha Institute of Information Technology, Delhi
Author	Singh Nirwan, Bhawana
Abstract	Non-volatile memories have continued to retrieve their stronghold presence in the electronic industry wherever memory intensive applications are required. The present technologies like Flash have dominated the industry for so long. However there is a continuous shrinking of the technology nodes and now reaching the edge. This shrinking leads to challenging design of the floating gate devices used in Flash memories. The number of electrons stored in the floating gate decreases. As a result, there is a continuous focus on emerging trends and solutions to replace the existing technologies. Phase change memories (PCM) have shown a growing trend in the recent years. It exploits the concept of the phase transition of a chalcogenide material from amorphous to crystalline. PCM characteristics approximate those of DRAM and Flash memories, making it their strong competitor. Its main advantages are large cycling endurance, fast program and access time and extended scalability. In this dissertation, a voltage regulator has been developed in 110nm BCD9s technology for high voltage management with reference to phase change memory system. The error amplifier of the regulator is a three-stage operational amplifier designed to achieve a high gain with a sufficient phase margin. The voltage regulator is capable of regulating a wide voltage range, which is made possible by using a current based feedback system for the regulator. The varying current feedback enables to vary the feedback to the opamp, providing a variable regulation scheme. The regulator provides a minimum granularity of 100 mV starting from 1.2 V onwards. The feedback current has a minimum granularity of 1 μA supporting the 100 mV step of the regulator.
File Format	PDF
Language	English
Access Restriction	Open
Content Type	Text
Educational Degree	Master of Technology (M.Tech.)
Resource Type	Thesis
Subject	Applied physics

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in